Abstract-Metamaterials have been previously loaded with diodes and other types of passive circuit elements. Transistors offer an alternative to these established loading elements to expand the possible capabilities of metamaterials. With embedded transistors, additional degrees of freedom are achieved and lay out the architecture for more complex electromagnetic metamaterial design. A mathematical analysis of transistor loaded SRR unit cells is described in which the transistor acts as a variable resistor. From the mathematical analysis, we calculate transmission coefficients for a single unit cell. We then experimentally measure two SRRs with tunable quality factors and thus tunable bandwidth based upon modulating the effective loading circuit resistance to confirm the calculations. From the agreement between the calculated and measured transmission coefficients, we expand the analysis to show that a slab of more densely packed unit cells can achieve negative permeability with varying degrees of dispersion.
INTRODUCTION
Metamaterials have introduced a new method of creating effective artificial materials with various novel properties. Examples of these properties are negative permeability [1, 2] , negative permittivity [3] , and negative index of refraction [4, 5] . Correctly engineering and controlling these properties has yielded advances in cloaking [6] , lensing [7, 8] , and antenna design [9] [10] [11] . However, for all of these properties to be expressed in the manner required for the aforementioned applications, metamaterials need to be composed of resonant inclusions.
Resonant structures are inherently bandwidth and loss limited. To overcome the narrow bandwidth limitation, tunable RF metamaterials have been created by embedding diodes [12, 13] , MEMS switches [14] , and ferromagnetic elements [15, 16] . These are all passive components and are used to tune the value of the resonant frequency, with varying degrees of continuity. Tuning the resonant frequency value is only one type of tunability for a resonant structure. The resonance quality factor, which is determined from the bandwidth and loss of the resonator, can also be tuned to affect the frequency response of a metamaterial [17] .
Transistors are three or four terminal devices (as opposed to the passive two-terminal devices such as diodes and capacitors) that have found applications in many aspects of circuits and systems as well as providing an alternative to the previously mentioned embedded devices. At the circuit level, transistors are used for amplication, oscillation generation, and switching, providing several crucial active functions in electronic circuits. However, transistors have only recently been embedded in metamaterials through simple circuits and applications [18] [19] [20] [21] .
The extra terminals provide more control over the characteristics of the unit cell, providing the additional possibility for tuning the bandwidth. This work will highlight the physics of using a metal-oxide-semiconductor field effect transistor (MOSFET) for tuning both the resonant frequency and resonance bandwidth, helping set the foundation for future applications of transistor embedded metamaterials. Design of metamaterials with a tunable quality factor allows for the creation of a metamaterial that can be configured through bandwidth modulation as well as resonant frequency modulation.
This work demonstrates how to create a metamaterial with a tunable bandwidth that utilizes a transistor as a variable linear resistor. Section 2 will review the important physics of passive elements and transistors that will allow for the constructing such a metamaterial. Section 3 will apply the developed physical models to describe a metamaterial with a variable bandwidth followed by experimental characterization. The final section will explain how to modify the transistor's configuration within the SRR in order to achieve minimal resonant frequency change while tuning the bandwidth by utilizing a different tunable element within the structure of the transistor.
METHOD OF QUALITY FACTOR TUNING
To design and quantify a resonant circuit, a mathematical quantity must be derived that accurately describes the bandwidth (shape) of the resonance. An important figure of merit for any passive or resonant element is its quality factor (Q). Q is numerically defined as the ratio of stored energy to dissipated energy (Eq. (1)) [22, 23] .
For large values of Q, the element acts more like an ideal energy storage element and for small values of Q, the element is effectively an attenuator (or resistor). High Q elements and resonators are not always the best types of inclusions for every application, but being able to quantify the ideality of passive components is important for the characterization of a system. A simple passive SRR can be reduced to a series RLC circuit for the purposes of metamaterial design [1] . Based upon the effective circuit parameters of such a SRR, the values of Q for the circuit equivalent series inductor and capacitor are calculated using Eqs. (2) and (3).
The Q of the series RLC circuit at the resonant frequency is then determined by substituting ω 0 in place of ω and solving for either
From Eq. (4), the simplest method to vary Q while maintaining constant ω 0 is to tune the loop series resistance R (both L and C can also be used to tune Q but the LC product must remain constant). The structure of a transistor includes several different tunable elements, including a tunable resistor located between the drain and source terminals. This is the element that will be exploited to create a metamaterial with a tunable quality factor. MOSFETs have 3 regions of operation: cutoff (or subthreshold), linear, and saturation. All regions of operation provide a tunable resistance, but the mechanism and range of resistance values is slightly different in each region. To define the operating regions, the threshold voltage (V T ) must be defined. In this work, V T is defined as the bias required to attract enough electrons to create the inverted channel (the concentration of electrons in the channel is equal to the concentration of holes in the bulk away from the gate oxide). In cutoff, the gate to source voltage (V GS ) is less than the threshold voltage (V GS < V T ). Under this bias condition, the conducting channel is not fully present but there is a small current can still flow from drain to source if another voltage is applied across those two terminals.
The I DS current equation in the cutoff region is as follows in Eq. (5) [24] (the primary parameters to focus on are V GS , V T , and V DS as the rest are constants determined from the physical semiconductor).
I DS is not solely dependent on a single voltage, unlike current flowing a diode, but rather two voltages.
V DS dictates the current in a reverse bias diode-like equation while the application of V GS pulls extra conducting electrons to the surface in the bulk, partially forming a conducting channel. The second bias region for a MOSFET is the linear region. When V GS is raised to voltages greater than V T , the conducting channel is fully formed and allows for significant current flow from drain to source in the device. The current generated from the reverse biased junction becomes negligible compared with the current that flows through the channel and changes the current-voltage characteristic (Eq. (6) [25] [26] [27] ).
I DS in this region becomes linearly related to V GS and quadratically related to V DS , a stark contrast compared with the exponential relationships from the current equation for the cutoff region (Eq. (5)). If V DS is kept small, there is an increase in linearity between the current and voltage. The control of I DS with V GS in the cutoff and linear regions with respect to creating a tunable resistance will be looked at in Section 3. If V DS is increased to V GS − V T , the conducting channel becomes "pinched-off." When the channel is pinched-off, the MOSFET reaches the saturation operating region. The current-voltage characteristic changes from Eq. (6) to Eq. (7) [25] [26] [27] (again, V GS , V T , and V DS are the primary parameters to focus on to understand the transistor behavior).
Once a MOSFET is in saturation, the current flow becomes nearly constant with increasing V DS since pinching off the conducting channel restricts the concentration of carriers. I DS does increase with V DS due to the channel length modulation effect, but the rate of change is much smaller than in the linear region. A transistor biased in such a way to isolate the drain, source, and gate terminals appears as several linear elements (Fig. 1) . For this application, the transistor will be embedded in the SRR such that the RF current will flow between the drain and source. This configuration will result in the transistor effectively becoming a parallel combination of a resistor and capacitor. The total drain-to-source capacitance (C ds ) is a combination of the structure capacitances (Eq. (8)) and will not appreciably change as V GS is tuned.
Most commercial transistors are asymmetric, typically resulting in C gs C gd . Assuming this relationship of the transistor asymmetry, the series combination of C gs and C gd is dominated by C gd . In most FETs, C ds C gd effectively rendering the combination C gs and C gd negligible, leaving the total effective capacitance approximately equal to C ds .
The other primary current pathway between the drain and source is the parallel combination of g ds and voltage controlled current source (VCCS). If V GS is solely a DC voltage, the VCCS current is zero resulting in g ds as the only other current path. Increasing g ds will shunt current away the capacitor,
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Source, Bulk changing the quality factor of C ds . Taking the partial derivative of Eq. (5) with respect to V DS , the effective g ds for the transistor under subthreshold conditions is obtained.
An important feature within Eq. (9) is that the change in conductance becomes very rapid. When V GS is increased to near V T , the conducting channel between is nearly formed and the Q of the effective capacitor is very small compared to a physical lumped capacitor. At the bias point V GS ≥ V T , the conducting channel between the drain and source is fully present and the embedded transistor's effective operating region switches from subthreshold to linear.
In the linear region, the transconductance term g m still remains near zero meaning the g ds element will still be the primary resistive current carrying element. In the linear region, if V DS is small, the quadratic term in Eq. (6) becomes negligible (Eq. (10)).
Eq. (10) demonstrates a current characteristic similar to that of a resistor since I DS and V DS are linearly proportional. By increasing V GS , nearly all the RF current will be shunted away from the capacitor, reducing the effect that C ds will have on the circuit. However, at a certain voltage, the insulating oxide will begin to break down due to the large electric field across the gate oxide, destroying the variable resistor effect. As the oxide will no longer be isolating the gate and bulk, there will not be a potential difference between the gate and bulk, thus eliminating the electric field generated from the gate to the bulk and physically destroying the transistor. V DS can be made non-zero to bias the transistor in the saturation region but will make g ds very small.
Even with the square dependence on V GS − V T , the current does not appreciably change with V DS . With the slope of the current nearly flat, the effective conductance reduces to something similiar in magnitude to the cutoff/subthreshold conductance where most of the small signal current flows through the capacitor. The VCCS then becomes the tunable element of interest, but is only tunable if the gate-to-source voltage is a small signal RF voltage and not only a DC voltage. Using the VCCS as a tunable element embedded in a metamaterial is discussed in Section 4.
With the current-voltage relationships known and that the necessary equations to calculate effective conductances having been derived, the effective conductance (and therefore resistance) of the transistor can be extracted from the I DS −V DS curves. Using a BSS83 n-channel transistor, I DS −V DS curves were measured (Fig. 2) . Examining near the origin, the curves become linear and the slopes can be calculated. The slope is the effective conductance, which is inverted to obtain the RF drain-to-source resistance ( Fig. 3) . The gate was directly connected to a DC control voltage while the source is connected to DC ground, creating the necessary V GS to control the conductance of the channel between the drain and source. The drain is connected to the source by a resistor, which limits the minimum effective conductance (therefore determining the minimum loss of the capacitive structure) and sets the V DS to zero. As expected, the resistance decreases exponentially in the cutoff region (consistent with Eq. (9)) and decreases much more gradually in the linear region (consistent with Eq. (11)).
ANALYSIS, SIMULATION, AND MEASUREMENT OF A SRR WITH TUNABLE Q
Starting with the equivalent circuit model of the transistor-embedded SRR, the analysis from Section 2 can be employed to determine the exact mathematical relationship between the circuit parameters and the quality factor. Eq. (4) can also be determined from the fact that the energy stored in the capacitor and inductor are equal at the resonant frequency [22] . Revisiting the initial definition of Q (Eq. (1)), the Q of the SRR equivalent circuit is determined through the summation of the stored energy in the capacitors and inductors (Eq. (13)) and the power dissipation caused by the resistors (Eq. (14)).
The voltage across transistor capacitance (V Ct ) is related to the current (I Rt ) flowing through the resistive path of the transistor (Eq. (15)) while the current through the resistor is related to the impedance of the capacitance and resistance (Eq. (16)).
Using the fact that the stored electric and magnetic energy are equal at resonance [22] and I R M = I L M , Eq. (16) can be substituted into Eq. (14) to determine the Q of the transistor-embedded SRR equivalent circuit at resonance (Eq. (17)).
Eq. (17) simplifies further to Eq. (18) .
At the extreme positive values of the transistor resistance, the equation to derive Q simplifies to a form consistent with that of a normal passive SRR (Eq. (4)). Eq. (18) also allows for the analysis of the transistor-embedded SRR in bias regions such that the transistor resistance isn't either very large or very small.
The analysis of the equivalent circuit model is still not finished. Due to the dynamics of the incremental R t , there will be a change in the resonant frequency. The above analysis used to derive an expression for Q did not explicitly require that ω 0 be already known. For the resonant system to be fully characterized, an expression relating ω 0 and the equivalent circuit parameters must be derived.
Using the basic definition of a resonance, the total reactance of the transistor-embedded equivalent circuit will sum to zero at ω 0 . The total equivalent circuit impedance is calculated in Eq. (19) .
The impedance calculation also simplifies to the basic series RLC impedance equation at the extreme values of R t , yielding the maximum and minimum limits of the resonant frequency. The reactance calculation can be further simplified to Eq. (20) .
The reactance has poles at the zero frequency and two conjugate imaginary frequencies so the calculation of the reactance zeros can be done without running into higher order poles and zeros. Setting the numerator equal to zero and using a dummy variable to reduce the order of polynomial (set x = ω 2 ), the resonant frequency is calculated from the effective circuit parameters using the quadratic formula (Eq. (21)).
Taking the square root of x yields four possible solutions for the resonant frequency. Because all the effective circuit parameters are real valued and positive, only a single solution for ω is real and positive yielding a single valued resonant frequency. Based upon Eqs. (18) and (19), a transistor-embedded SRR as configured in Fig. 4 can be fully analyzed mathematically. It is important to emphasize that the gate voltage is a DC quantity and that gate is effective isolated from the drain, source, and bulk to confirm that the system is passive and will not have issues typically associated active transistor circuits. Using the extracted effective circuit parameters of the transistor and SRR loop, the analytical dependence of the resonant frequency and resonance quality on the gate voltage can be plotted (Fig. 5) .
When R ds is very high (significantly greater than the transistor capacitance impedance), the resonance Q is higher than in other bias regions. Under the high resistance condition, most of the induced RF current flows through the transistor like an effective low-loss capacitor which adds nearzero resistive loss to loop. When the drain-to-source resistance is very low (significantly lower than the . Diagram (a) and effective circuit equivalent (b) of a transistor embedded SRR. The transistor is embedded such that the gate is solely DC biased and RF current effectively only ows from drain to source. The FET bulk is tied to the source to avoid changes to the threshold voltage with a large-valued resistor connected across the source and drain to avoid hysteretic effects from the back-to-back junctions (DC bias network not shown). transistor capacitance impedance), the resonance quality starts to increase with an increase in V GS . At this bias condition, the transistor resistance decreases, increasing Q (as expected from Eq. (4)). In the bias region when the drain-to-source resistance is roughly equivalent to the transistor capacitance impedance, the RF current is split approximately equally through the resistive and capacitive paths. Due to the large impedance across both paths (C DS of the BSS83N is close to 1.5 pF, which yields an impedance magnitude of around 150 Ω at 750 MHz), the generated current is limited, decreasing the resonance quality and reducing the polarizability of the SRR. Once the quality factor and resonant frequency of the effective circuit have been calculated, the effective permeability can then be determined [28] using Eq. (22) (F is defined as a geometry/fill factor related to the unit cell density).
From the effective μ r calculation, the effective index of refraction (n = √ μ r r ), normalized impedance (z = μ r / r ), and transmission (S 21 ) and reflection (S 11 ) parameters can then be calculated ( Fig. 7 and Eqs. (24) and (25)) [29] (since the SRR is a magnetic particle, r is assumed to be 1).
To experimentally confirm the calculated values derived from the effective circuit quality factor and other geometric factors, the transistor-embedded metamaterial unit cell was created and fabricated ( Fig. 6 ) using the aforementioned BSS83 transistor (one of the few commercial transistors that have a physical bulk contact rather than an internal connection between the bulk and the source). The SRR was placed in a TEM waveguide and S 21 was measured ( Fig. 7(c) ). . Fabricated FET-embedded unit cell (also seen in [21] ). The SRR conducting loop connects the drain and source of the transistor with bias wires heading to the source (ground) and gate (V GS ). The waveguide is comprised by two conducting plates 6 cm apart with open boundaries which allow for the bias wires to travel to the unit cell with the bias circuitry being located within the unit cell. The unit cell was fixed in the waveguide such that the loop was parallel to the magnetic field component of the incident wave.
Comparing the experimentally measured data with the simulation data, the measured S 21 curves demonstrate the expected behavior, agreeing reasonably well in both resonant frequency and magnitude. There is a shift in the SRR resonant frequency corresponding to the low resistance and high resistance values from Fig. 3 , as well as a bias range in which the resonance quality is reduced to a minimum (corresponding to the resistance range around 1 kΩ).
With the experimental measurements confirming the validity of the mathematical analysis, the results can be extended to predict the effective material parameters if a slab of such unit cells is created. In the previous analytic calculations, the F factor in Eq. (22) was derived using effective unit cell dimensions of 60 mm × 60 mm × 500 mm (based on the approximate dimensions of the measurement waveguide). If we assume that the slab would be comprised by unit cells with dimensions 60 mm × 60 mm × 60 mm, the F value increases while keeping the other values from Eq. (22) constant. Based on this theoretical increase in unit cell density, meaningful effective material parameters can be calculated (Fig. 8) .
From the relative permeability curves, it is clear that such a metamaterial would potentially be able to still realize a region with negative permeability and that the bandwidth of such a region could be controlled. There are also curves at bias voltages of 2.5 and 2.7 V in Fig. 8(a) that predict that such a slab of metamaterial could create a nearly dispersionless frequency region. Looking at the corresponding data dipicted in Fig. 8(b) shows that this behavior is also associated with the bias condition required for minimum loss magnitude. This metamaterial state corresponds to the circuit bias in which the effective circuit Q reaches a minimum. This potentially reveals a way to passively create a relatively dispersionless material with μ r near zero.
There is a region around the transistor threshold voltage (around 2 V) in which the resonant frequency and bandwidth changes rapidly, which is ideal for mixing [21] . Once the bias voltage is greater than the threshold voltage, the resonant frequency changes less drastically with changes in voltage, but the resonance quality steadily increases as the voltage continues to increase. The resonant frequency still changes appreciably, however, which is undesirable in some applications. To minimize the frequency shift, a modification to the transistor circuitry must be made.
IMPROVED BANDWIDTH TUNING
The previous section looked at the nMOSFET under cutoff and linear biasing with only a mention of the saturation operating region. This is due to the large differential resistance (g ds ) between the source and drain that occurs under this biasing condition if the gate voltage is a purely DC voltage. As mentioned in the previous section, this would diminish the gate voltage's effect on the quality factor. To exploit the effective VCCS element in the small signal model, g m and V gs must both be non-negligible.
If the drain and gate are connected together, a two terminal element is created and the transistor is said to be diode connected. This changes the small signal model in Fig. 1 to the model in Fig. 9 . In this configuration, there are 4 RF current pathways, C gs , C ds , g ds , and the g m V gs VCCS. The g ds conductor is still governed by Eq. (12), but, as mentioned earlier, does not act as an effective RF shunt for the capacitor.
The VCCS is the primary tunable object in the diode-connected configuration. The drain to source current through this circuit element is controlled by V gs , but since V gs = V ds , the current through the VCCS can be rewritten as Eq. (26).
The transconductance product reduces to Ohm's Law since the current is linearly dependent on the voltage across the element (the conductance of the effective resistive element becoming g m ). Using this equivalency, the total drain to source conductance and capacitance is written as: . Schematic and diagram of a diode connected transistor embedded SRR. The transistor is embedded such that the gate and drain are tied together. The FET bulk is tied to the source to avoid changes to the threshold voltage with a large-valued resistor connected across the source and drain to avoid hystersis effects from the back to back junctions (DC bias network not shown). Compared with the capacitance seen in the first configuration (Eq. (8)), the effective capacitance of the element embedded in the SRR loop is increased. This reduces the effect that the transistor capacitance will have on the overall loop capacitance, minimizing the change in resonant frequency caused by the change in voltage across the element. A diode-connected transistor is embedded within an SRR loop as shown in Fig. 10 . As with the previous configuration, the source and bulk are tied together (preventing the threshold voltage changing due to the body effect). A large valued resistor is, again, placed in parallel to the drain and source to ensure that there are no hysteresis effects within the transistor structure (again, this limits the maximum element resistance and therefore the maximum Q of the resonating unit cell).
Unlike the first configuration, a significant amount of DC power is required to bias the transistor in saturation. In order for the saturation condition to be reached, the electric field from the drain to the gate to counteract the vertical field generated by the gate when V GS > V T . Under this condition, the conducting channel between the drain and source is fully formed and a voltage difference between the drain and source must exist. There will be a significant current flowing from the drain to the source, hence a larger amount of DC power will be required for biasing. However, the bias voltages are still DC quantities and if the induced signal power in the unit cell is assumed to be small, the system becomes effectively passive, even though the active transconductance element is the primary tunable element.
Again using a BSS83 nMOSFET, a current-voltage curve was measured and the effective drain to source resistance was extracted (Fig. 11) . Due to the maximum power limit of the transistor, the voltage range of interest is also reduced. Comparing Fig. 11 with Fig. 3 , the subthreshold region still exhibits the large change in resistance that is expected from the exponential current-voltage relationship, but the element resistance does not decrease to the levels of the resistance at higher voltages as seen in the configuration detailed in Section 3. This means that the second resonant dip (the greater V GS values in Fig. 7 ) may not be observed in the diode connected configuration, but the resistance change is large enough that a wide range of resonance quality factors should be observed.
Following the same procedure outlined in Section 3, S 11 ( Fig. 13(a) ) and S 21 ( Fig. 13(b) ) for the modified transistor-embedded SRR were calculated based upon the quality factor of the effective circuit (Fig. 12) . Similar to the parameters calculated from the configuration detailed in Fig. 4 , as the resistance decreases, the resonance quality should decrease. There is a slight decrease in resonant frequency when the bias voltage increases above the threshold voltage, but this is still a much smaller change as compared to the resonant frequency changes seen in Fig. 7 .
To confirm the analytic results, another unit cell based upon the loop geometry seen in Fig. 6 was fabricated with the drain and gate connected with a wire (and to drive the transistor into saturation when the bias voltage was above the threshold voltage). S 21 measurements were similarly obtained in an open TEM waveguide (Fig. 13(c) ) confirming that once the transistor operating characteristics are such that the transistor operates in saturation, the resonant frequency practically ceases changing (< 2%) as the voltage increases. In contrast to the simulation data in Fig. 13(b) , the measured resonance demonstrates that the bandwidth and resonant frequency increase in the subthreshold operating region. This is explained by the structure capacitances changing because of varying bias (this was previously ignored in the analysis in Section 3 as C ds was assumed to remain nearly constant with varying V GS and C gs wasn't relevant in determining the resonant frequency in that configuration). When the voltage was increased to near the threshold voltage, the resonance depth reached a maximum and the resonant frequency became nearly constant with voltage, in agreement with the simulations. Comparing the S 21 measurements from the two configurations, the resonance quality changes much more smoothly and slowly using the diode connected configuration. This shows that using a diode connected transistor can offer a significant range of resonance quality tuning without modifying the resistance significantly.
To again show the effects that such a tunable metamaterial would have as an effective material, the circuit quality factors were again used to extend the analysis, similarly to Section 3. The F value was changed in the exact same way (modifying one of the unit cell dimensions from 500 mm to 60 mm) and the relative permeability was calculated (Fig. 14) . From this extension, a slight shift in the Lorentzian shape is observed and, again, the bandwidth in which the permeability is negative is shown to be tunable. Once again, as the circuit bias modifies the effective circuit Q to its minimum, the relative permeability curves again predict frequency regions in which the metamaterial exhibits μ near zero behavior while being minimally dispersive with reduced loss compared with the other unit cell configurations with narrower bandwidth.
CONCLUSION
The ability for a transistor to be embedded within a metamaterial unit cell for the purposes of frequency tuning and resonance quality tuning has been theoretically developed, analyzed, and experimentally confirmed. This work also demonstrates and exploits the versatility of the transistor structure by using a few of the individual tunable elements derived from the transistor model. The ability to dynamically control the bandwidth and frequency of resonant structures is instrumental in the further development and use of metamaterials and other types of RF structures. Additionally, by controlling both the unit cell density and transistor biasing, a potential design procedure has been developed in which the dispersion can also be controlled without introducing large, prohibitive loss. Future work in this area would include increasing the quality factor tuning range, further minimizing the resonant frequency change, and apply one of these types of unit cells to previously studied small antennas (such as the work previously described in [9] [10] [11] ).
